

* Logic Families :-

i) Defⁿ :- Logic families are defined as $\rightarrow$ the type of logic circuit $\rightarrow$ or group of logic circuits $\rightarrow$ used in an IC [Integrated Circuit]

ii) Common logic families are $\rightarrow$

a) TTL [Transistor Transistor Logic]

b) CMOS [Complementary Metal Oxide Semiconductor]

c) RTL [Resistor Transistor Logic]

d) ECL [Emitter Coupled Logic]

e) DTL [Diode Transistor Logic]

* Characteristics parameters of Digital Logic Families :-

A) Noise Margin :- A Quantitative Measures of Noise Immunity of a logic family $\rightarrow$ is called "Noise Margin".

A.1) Noise Immunity :- An ability of logic circuit $\rightarrow$ to tolerate the noise $\rightarrow$ without changing its output is called "Noise Immunity".

A.2) Noise :- It is an unwanted signal or unwanted disturbance which can change the output.

B) Power Dissipation :- It is defined as $\rightarrow$ the amount of power consumed and converted in the form of Heat.

c) Figure of Merit (Speed power Product) :- It is defined as $\rightarrow$ the product of $\rightarrow$ Power dissipation and propagation Delay.

$$\therefore \text{Figure of Merit} = \text{Power Dissipation} * \text{propagation Delay}$$


- D) Propagation Delay (Speed of operation) :- The output of logic gate $\rightarrow$ does not change its state instantaneously $\rightarrow$ when the state of its input is changed.
- E) Fan IN :- It is defined as $\rightarrow$ the number of inputs a gate has.
e.g. for Two input gate $\rightarrow$ fanin = 02
- F) Fan out :- It is defined as $\rightarrow$ the maximum number of inputs $\rightarrow$ that an output of the gate $\rightarrow$ Can drive without falling outside the specified output voltage.
e.g. fan out = 5 $\rightarrow$ indicates that the gate Can drive $\rightarrow$ at the most 5 inputs of same Ic family.
- G) Maximum clock frequency :- It is the Highest frequency $\rightarrow$ of square wave signal $\rightarrow$ that the logic gates Can process without errors.
- H) Supply Voltage Requirement :- It is minimum and maximum voltages required for proper operation of the logic family.
- I) Power per Gate :- It indicates that the Average power Consumption per logic gate within logic family.

⊗ Compare TTL, CMOS and ECL :- (Sir says Do Not Pay For Avg Competition)


Parameter	TTL	CMOS	ECL
1) <u>Stands for</u>	Transistor Transistor Logic	Complementary Metal oxide Semiconductor	Emitter Coupled Logic
2) <u>Speed power product</u>	100 pJ	0.7 pJ	50-100 pJ
3) <u>Delay</u>	10 ns	7 ns	2 ns
4) <u>Noise Margine</u>	Moderate	High	low
5) <u>Power Dissipation</u>	10 mW (milli watt)	0.1 mW (milli watt)	40-50 mW (milliWatt)


Parameter	TTL	CMOS	ECL
6) Fan out	Moderate (10)	Highest (50)	High. (25)
7) Application	Lab & portable equipment, (High speed switching Application.)	Portable Equipment	High speed Switch application
8) Used Components	Transistor, Diodes & Resistors	MOSFET's	Resistors & Transistors.
9) Gates	NAND	NAND/NOR	OR/NOR
10) Complexity	Complex	Moderately Complex	Complex

* Logic Systems :- Logic system defines $\rightarrow$ about voltage level corresponds to Binary values $\rightarrow$ usually 0 & 1.





* Logic Gates :- Logic Gates are logic circuits $\rightarrow$ which acts as a Basic Building Blocks of any Digital system.





Gate	Symbol	Expression & operation	IC No.	Truth Table								
1) NOT Gate <u>or</u> Inverter		$Y = \overline{A}$ (Inversion)	<u>IC 7404</u>	<table><tr><th>Input</th><th>output</th></tr><tr><td>A</td><td>Y</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	Input	output	A	Y	0	1	1	0
Input	output											
A	Y											
0	1											
1	0											

2) AND Gate		$Y = AB$ (Multiplication)	<u>IC 7408</u>	<table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input		Output	A	B	Y	0	0	0	0	1	0	1	0	0	1	1	1
Input		Output																				
A	B	Y																				
0	0	0																				
0	1	0																				
1	0	0																				
1	1	1																				

3) OR Gate		$Y = A + B$ (Addition)	<u>IC 7432</u>	<table><tr><th colspan="2">Input</th><th>output</th></tr><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input		output	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	1
Input		output																				
A	B	Y																				
0	0	0																				
0	1	1																				
1	0	1																				
1	1	1																				

4) Ex-OR Gate		$Y = A \oplus B$ Exclusive OR	<u>IC 7486</u>	<table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input		Output	A	B	Y	0	0	0	0	1	1	1	0	1	1	1	0
Input		Output																				
A	B	Y																				
0	0	0																				
0	1	1																				
1	0	1																				
1	1	0																				

5) Ex-NOR Gate		$Y = \overline{A \oplus B}$ Exclusive NOT OR	<u>IC 74266</u>	<table><tr><th colspan="2">Input</th><th>output</th></tr><tr><th>A</th><th>B</th><th>Y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input		output	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	1
Input		output																				
A	B	Y																				
0	0	1																				
0	1	0																				
1	0	0																				
1	1	1																				

Gate	Symbol	Expression & operation	IC No.	Truth Table																		
6) NAND Gate		$Y = \overline{AB}$	<u>IC 7400</u>	<table> <tr> <th colspan="2">Input</th><th>output</th></tr> <tr> <th>A</th><th>B</th><th>Y</th></tr> <tr> <td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>1</td></tr> <tr> <td>1</td><td>0</td><td>1</td></tr> <tr> <td>1</td><td>1</td><td>0</td></tr> </table>	Input		output	A	B	Y	0	0	1	0	1	1	1	0	1	1	1	0
Input		output																				
A	B	Y																				
0	0	1																				
0	1	1																				
1	0	1																				
1	1	0																				
7) NOR Gate		$Y = \overline{A+B}$	<u>IC 7402</u>	<table> <tr> <th colspan="2">Input</th><th>output</th></tr> <tr> <th>A</th><th>B</th><th>Y</th></tr> <tr> <td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>0</td></tr> </table>	Input		output	A	B	Y	0	0	1	0	1	0	1	0	0	1	1	0
Input		output																				
A	B	Y																				
0	0	1																				
0	1	0																				
1	0	0																				
1	1	0																				

* Buffer :- i) It is a digital logic circuit $\rightarrow$ that passes signal $\rightarrow$ from i/p to o/p $\rightarrow$ without changing its logic level $\rightarrow$ but with increased Driving Capability.

ii) Buffers are used $\rightarrow$ when signal needs to travel long distance or drive multiple inputs.

iii) Purpose of Buffer :- a) Signal Amplification

b) Isolation between input & output

c) Prevent loading effects.

d) Control data flow in systems with shared Buses.

iv) It does not perform any logic operation $\rightarrow$ like AND, OR etc

v) In Digital system $\rightarrow$ buffers are used $\rightarrow$ to control $\rightarrow$ signal flow, $\rightarrow$ improve signal integrity and manage timing.

vi) Types of Buffer :- A) Tri-State Buffer

B) Bidirectional Buffer

C) Unidirectional Buffer

D) Inverting Buffer

E) Non-inverting Buffer

* Tri-state logic :- i) It is a type of digital logic $\rightarrow$ where a signal can exist $\rightarrow$ in 3 different output states.

ii) 3 different output states are $\rightarrow$ a) High (1)
b) Low (0)

c) High Impedance (Hi-Z)

iii) Purpose of Tristate logic :-

- Used in Bus system and Memory system $\rightarrow$ where many devices may need to send data $\rightarrow$ over the same data lines.
- It prevents conflicts by ensuring $\rightarrow$ only one device drives the line at a time.
- It allows a device $\rightarrow$ to disconnect from $\rightarrow$ the bus using Hi-Z state $\rightarrow$ so another device can send data without interference.

iv) It enables bus sharing $\rightarrow$ without short circuits.

v) Reduces pincount in circuits $\rightarrow$ by allowing multiple devices to use same lines.

vi) It improves modularity in digital systems.

Enable (E)	Input A	Output Y
1	0	0
1	1	1
0	X	Hi-Z

* Compare Unidirectional and Bidirectional :-

Parameters	Unidirectional Buffer	Bidirectional Buffer.
1) Data Flow Direction	One way only (input $\rightarrow$ output)	Two way (input $\leftrightarrow$ output)
2) Number of Buffers needed	One per Direction	Two $\rightarrow$ (one for each dir ⁿ)
3) Control Signals	Enable (E)	Enable (E) + Direction Control (DIR)
4) Complexity	Simple	More Complex
5) Typical Use Case	Driving a data line or isolating a signal	Shared Communication line
6) Bus Compatibility	Suitable for writing or reading only	Suitable for both $\rightarrow$ reading from & writing to a bus
7) Tri-state Compatibility	YES	YES.

Parameters	Unidirectional Buffer			Bidirectional Buffer. (7)		
8) operation	Input (A)	Enable (E)	output (Y)	Direction	Enable	Function
	0	1	0	0	1	B → A (read)
	1	1	1	1	1	A → B (write)
	X	0	Hi-Z	X	0	Hi-Z (No flow)

⊗ Boolean Algebra :- i) It is used to Analyze and simplify → the digital circuits.

ii) It uses only the Binary numbers i.e. 0 & 1.

Hence it is also called as → "Binary Algebra" or "Logical Algebra".

iii) Rules in Boolean laws :-

a) Variables used → Can have only two values →

e.g. Binary 1 → for High

Binary 0 → for low

b) Complement of a Variable → is represented by → overbar (-).

e.g. if $B=0$ then $\bar{B}=1$

$B=1$ then $\bar{B}=0$

c) ORing of Variables → is represented by → Plus (+) sign between them.

e.g. ORing of A, B, C is represented as $A+B+C$.

d) logical ANDing of two or more Variables is represented by writing a dot between them such as $A \cdot B \cdot C \cdot D \cdot E \cdot F$.

⊗ Boolean Laws :-

1) Commutative Law :- It states that → we can change the sequence of input → without having any effect on output.

e.g. $A+B = B+A$

$A \cdot B = B \cdot A$

A	B	A+B	B+A
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1

A	B	A.B	B.A
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

2) Associative law :- It states that $\rightarrow$ the order in which $\rightarrow$ logic operations are performed $\rightarrow$ is not at all important $\rightarrow$ as ultimate outcome is the same.

e.g. $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

$(A+B)+C = A+(B+C)$

			LHS		RHS
A	B	C	$A \cdot B$	$(A \cdot B) \cdot C$	$A \cdot (B \cdot C)$
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	0	0
1	1	0	1	0	0
1	1	1	1	1	1

			LHS	RHS
A	B	C	$(A+B)+C$	$A+(B+C)$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

3) Distributive law :- It states that $\rightarrow$ Product of an input with Sum of two other inputs $\rightarrow$ is equals to $\rightarrow$ the sum of Product of first two inputs and product of first and last input.

e.g. $A \cdot (B+C) = AB + AC$

LHS					RHS		
A	B	C	$(B+C)$	$A \cdot (B+C)$	AB	AC	$AB+AC$
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

4) AND law :- i) It is related to AND operation $\rightarrow$ hence called as "AND law".

ii) AND laws are as follows

1) $A \cdot 0 = 0$

2) $A \cdot 1 = A$

3) $A \cdot A = A$

4) $A \cdot \bar{A} = 0$

5) OR law :- i) It is related to OR operation $\rightarrow$ hence called as "OR law".

ii) OR laws are as follows

1) $A + 0 = A$

2) $A + 1 = 1$

3) $A + A = A$

4) $A + \bar{A} = 1$

6) Inversion law :- It states that $\rightarrow$ if a Variable is subject to double Inversion, then it will be result in the original value itself.

A	$\bar{A}$	$\overline{\bar{A}}$
0	1	0
1	0	1

* Duality Theorem :- i) It states that $\rightarrow$ the dual of an Algebraic expression $\rightarrow$ can be obtained simply by $\rightarrow$ interchanging OR and AND operators and by replacing 1s by 0s and 0s by 1s.

ii) According to Duality Theorem, following Conversion is possible in given Boolean expression

a) change each AND operation to OR operation.

b) change each OR operation to AND operation.

c) Complement any 1 or 0 appearing in the expression.

iv) e.g. Dual of $A(B+C) = AB+AC$ is given below,

$$A + (B \cdot C) = (A+B) \cdot (A+C)$$

⊛ Demorgan's Theorem :-

A) Demorgan's 1st theorem :-

i) Eqⁿ is, $\boxed{\overline{A+B} = \overline{A} \cdot \overline{B}}$



ii) It states that $\rightarrow$ the Complement of Addition of Two inputs is equal to Product of their individual Complement.

iii)

LHS			RHS			
A	B	$A+B$	$\overline{A+B}$	$\overline{A}$	$\overline{B}$	$\overline{A} \cdot \overline{B}$
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

LHS = RHS

iv)





B) Demorgan's 2nd Theorem :-

i) Eqⁿ is $\boxed{\overline{A \cdot B} = \overline{A} + \overline{B}}$

ii) It states that $\rightarrow$ Complement of Product of Two inputs is equals to addition of their individual Complement.

iii)



iv)

(11)

A	B	A.B	$\overline{A.B}$	$\overline{A}$	$\overline{B}$	$\overline{A+B}$
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

Here,
LHS = RHS
Hence, it is proved.


Q.1 Reduce the following Expression and implement it using logic gates

i)

$$\begin{aligned}
 Y &= (\overline{AB} + \overline{A+B}) A \cdot \overline{B} \\
 &= (\overline{A} + \overline{B} + \overline{A \cdot B}) A \cdot \overline{B} \quad \dots (\text{Demorgan's 1st \& 2nd Thm.}) \\
 &= \overline{A} \cdot A \cdot \overline{B} + \overline{B} \cdot A \cdot \overline{B} + A \overline{A} \cdot \overline{B} \cdot \overline{B} \\
 &= 0 + A \overline{B} + 0 \\
 Y &= A \overline{B}
 \end{aligned}$$

$\dots [A \cdot \overline{A} = 0]$
 $\dots [\overline{B} \cdot \overline{B} = \overline{B}]$

Logic Dia:-




ii) Implement the logical expression using logic Gates.

$$Y = \overline{AB} + \overline{A}C + B\overline{C}$$

$$= \overline{A+B} + \overline{A}C + B\overline{C}$$

$$= \overline{A} [1+C] + \overline{B} + B\overline{C}$$

$$\therefore Y = \overline{A} + \overline{B} + B\overline{C} \quad \dots [\because 1+C=1]$$



Logic Diagram.

(12)

iii) Simplify the following Boolean expression & implement it using logic gates

$$Y = AB\bar{C}\bar{D} + AB\bar{C}D + ABC\bar{D} + ABCD$$

$\Rightarrow$

$$Y = AB\bar{C}[\bar{D} + D] + ABC[\bar{D} + D]$$

$$= [\bar{D} + D] AB\bar{C} + [\bar{D} + D] ABC$$

$$= AB\bar{C} + ABC \quad \dots [\bar{D} + D = 1]$$

$$= AB[\bar{C} + C]$$

$$Y = AB \quad \dots [\bar{C} + C = 1]$$

iv) Prove the following logic expression using Boolean Algebra.

$$(A+B)(A+C) = A+BC$$

$\Rightarrow$

$$\text{LHS} = (A+B)(A+C)$$

$$= [A \cdot A + A \cdot C + AB + BC]$$

$$= A + AC + AB + BC \quad \dots [A \cdot A = A]$$

$$= A[1+C] + B(A+C) \quad \dots [1+C=1]$$

$$= A + AB + BC$$

$$= A[1+B] + BC \quad \dots [1+B=1]$$

$$= A + BC$$

$$= \text{RHS}$$

Byana
29/05/2026
Mr. S. S. Bafana

Art
29/5/16.

DIGITAL TECHNIQUES [DTE-313303]

Branch: CO / CW

QUESTION BANK

Year: - Second (2nd)

Semester: - Third (3rd)

Unit 2: Logic Gates and Boolean Algebra

Marks: 12 Marks

Q.1 02 Marks Question

- i) Draw the following logic gates using "NAND" gates. ---(W-25)
 - a) AND gate
 - b) NOR gate
- ii) Draw the symbol & write truth table of NAND gate. ---(S-25)
- iii) State the difference in logic of EX-OR and EX-NOR gate. ---(S-25)
- iv) List OR laws of Boolean Algebra ---(W-24)
- v) Simplify following expression with Boolean laws, ---(W-24)
$$Y = (A+B)(A+C)$$
- vi) Define i) Noise Margine ii) Figure of merit ---(W-24)
- vii) Define i) power dissipation ii) speed of operation.
- viii) Define i) fan in ii) fan out
- ix) Draw the Symbol & Truth Table of AND gate & OR gate
- x) Draw the symbol & Truth Table of NOT gate & NOR gate
- xi) Compare Uni Directional & Bi-directional Buffer

*Sw
Bafana
29/5/2026*

*Sw
Bafana
29/5/26*

DIGITAL TECHNIQUES [DTE-313303]

Branch: CO / CW

QUESTION BANK

Year: - Second (2nd)

Semester: - Third (3rd)

Unit 2: Logic Gates and Boolean Algebra

Marks: 12 Marks

Q.2) 04 Marks Questions

- i) State Demorgan's Theorems and write logical expression for both. or State & prove Demorgan's Theorem. $\rightarrow (W-25)$
- ii) State Concepts of following with proper diagram and give two examples of each $\rightarrow (W-25)$
 - i) Buffer
 - ii) Tri-state
- iii) Simplify given expression, using Boolean laws and draw logic circuit for final expression $\rightarrow (W-25)$
 - i) $F = A\bar{B}C\bar{D} + AB\bar{C}\bar{D} + A\bar{B}CD + ABCD + A\bar{B}\bar{C}D + AB\bar{C}D + A\bar{B}C\bar{D}$
- iv) Implement following logic gates using "ONLY - NOR" realization write expression at different stages $\rightarrow (W-25)$
 - i) OR gate
 - ii) NAND gate
- v) State Duality Theorem. Prove that AND laws and OR laws are dual of each other. $\rightarrow (S-25)$
- vi) Realize the logic operations of AND, OR, NOT gates using only NAND gates. $\rightarrow (S-25)$
- vii) Realize the following equations using NAND gate only. $\rightarrow (W-24)$
 - i) $Y = AB + CD$
 $Y = A + B$
- viii) Compare TTL, CMOS and ECL (Any 4 points)

Signature
29/05/2026

Signature
29/05/26