



Shirpur Education's Society

R. C. Patel College of Engineering & Polytechnic, Shirpur

Unit – III Combinational Logic Circuits

Total Marks - 18

Course Title - DIGITAL TECHNIQUES

Course Code - 313303

Programme Name - Computer and Computer Science Engineering

Semester - Third

Prepared By: Ms. Akshita R. Jain



• Minterm -

1) Defⁿ - Each individual term \rightarrow in the canonical SOP (Sum of Product) form is called minterm.

2) e.g.

$$Y = ABC + A\bar{B}\bar{C} + A\bar{B}C$$

Each individual term is called minterm.

• Maxterm.

1) Defⁿ - Each individual term in the canonical POS (Product of Sum) form is called maxterm.

2) e.g.

$$Y = (A+B) \cdot (\bar{B}+A)$$

Each individual term is called maxterm.

3.2 k-map -

1) k-map stand for "KARNAUGH - MAP"

2) Defⁿ - k-map is the graphical tool \rightarrow Used in Boolean Algebra \rightarrow It help to reduce the no. of logic gates.

• Rules for k-map simplification -

1) Place '1's in the k-map according to the given minterms.

2) Group must contain 2^n cells (1, 2, 4, 8, ...)

3) Derive the simplified expression from each group.

4) Overlapping is allowed.

1) Two variable k-map - (A, B)

	B	\bar{B}	B
A	0	0	1
\bar{A}	0	0	1
A	1	2	3
\bar{A}	1	2	3

- SOP →
0 → bar (grouping)
1 → no bar

- POS →
1 → bar (grouping)
0 → no bar.

e.g.

1) $f(A, B) = \sum m(1, 3)$

→

	B	\bar{B}	B
A	0	0	1
\bar{A}	0	0	1
A	1	2	3
\bar{A}	1	2	3

$f = B$

2) Three variable k-map - (A, B, C)

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	00	01	11	10	
\bar{A}	0	1	3	2	→ $\bar{A}B\bar{C}$
A	1	4	5	7	6
\bar{A}	0	1	3	2	→ $A\bar{B}\bar{C}$
A	1	4	5	7	6

e.g.

1) $f(A, B, C) = \sum m(1, 3, 5, 7)$

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
A	00	01	11	10	
\bar{A}	0	1	3	2	
A	1	4	5	7	6
\bar{A}	0	1	3	2	
A	1	4	5	7	6

$f = C$

3) four variable kmap. (A, B, C, D)

		CD			
		$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB		00	01	11	10
$\bar{A}\bar{B}$	00				
$\bar{A}B$	01				
$A\bar{B}$	11				
AB	10				
		0	1	3	2
		4	5	7	6
		12	13	15	14
		8	9	11	10

eg-

$$1) f = (A, B, C, D) = \sum m(0, 1, 2, 3)$$

		CD			
		$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
AB		00	01	11	10
$\bar{A}\bar{B}$	00	1	1	1	1
$\bar{A}B$	01				
$A\bar{B}$	11				
AB	10				
		4	5	7	6
		12	13	15	14
		8	9	11	10

$$f = \bar{A}\bar{B}$$

- Difference between SOP and POS form-

feature	SOP	POS.
full form	Sum of product	Product of sum.
Terms / Structure	AND terms are Ored together	OR terms are ANDed together.
Derived form	Minterms	Maxterms.
grouping	Group 1's	Group 0's.
Standard Notat ⁿ	$\sum m$ (sum of term)	$\prod M$ (product of term)
Gate Realiz ⁿ	NAND-NAND	NOR-NOR.
Truth table Row used.	Row where 0/p = 1	Row where 0/p = 0.

• Boolean Expression Reduction using k-map-

a) Minimization of Boolean Expression using Sop form-

• Procedure -

- 1) Prepared a k-map and place is according to given Truth Table.
- 2) fill the remaining cells by 0's.
- 3) Identify the group of 1's [largest grp first] and Prepare an expression for it.
- 4) Add all the expression together for final output.

Q Logical expression representing a logic circuit is $Y = \sum m(0, 1, 2, 5, 13, 15)$. Draw k-map and find the minimized logical expression.

→ We use 4 variable k-map.

		CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$	
	AB	00	01	11	10		
$\bar{A}\bar{B}$	00	1	1	0	1	$\bar{A}\bar{B}\bar{D}$	←
	01	0	1	0	0		
AB	11	0	1	1	0	ABD	←
	10	0	0	0	0		
		0	1	1	0		
		0	1	1	0		
		0	1	1	0		
		0	1	1	0		


The expression is:-

$$Y = \bar{A}\bar{C}D + \bar{A}\bar{B}\bar{D} + ABD$$

Q. Logical expression in standard sop form and Draw the logical circuit using logic gates.

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C$$


→ We use 3 variable k-map.



final expression is.

$$Y = A\overline{B}C + \overline{A}\overline{C} + \overline{A}B$$

logic dkt -



b) Minimization of Boolean expression using Pos form.

• Procedure -

0 → No bar
1 → bar

- 1) Prepared a k-map and place is according to given Truth Table.
- 2) fill the remaining cells by 1's.
- 3) Identify the group of 0's [largest group first] & prepare an expression for it.
- 4) Add all the expression together for final o/p.

Q Solve Pos equation using k-map.

→ $f(A, B, C) = \Pi m(2, 3, 4, 5, 6, 7)$


BC	B+C	B+C̄	B̄+C	B̄+C̄
A	00	01	10	11
A	0	1	0	0
Ā	0	0	0	0

A (points to row Ā) B̄ (points to column B̄+C̄)
A+B (points to the group of 0s in the bottom row)

final expression is,

$$Y = \overline{A} \cdot \overline{B}$$

logical circuit -




3.3 - Arithmetic circuits -

- 1) Half Adder
- 2) Full Adder
- 3) Half Subtractor
- 4) full subtractor.

1) Half Adder -

• Defⁿ - Half adder is a Combinational logic circuit having two inputs (A, B) and two outputs (sum, carry).

• Diagram -




• Truth Table -

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

• k-map with logic Diagram -

1) SUM -



logic Diagram -



$$Y = \bar{A}B + A\bar{B} \quad \therefore \boxed{Y = A \oplus B}$$

2) CARRY -

	B	\bar{B}	B
A	0	1	0
\bar{A}	0	0	0
A	1	0	1

← A.B

Logic Diagram -




$Y = A.B$

2) Full Adder -

• Defⁿ - Full adder is a combinational logic circuit having 3 input and two output.

• Diagram -




• Truth Table -

A	B	C	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

• K-map with logic Diagram-


1) SUM-



$$\begin{aligned}
 Y_s &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}\bar{C} \\
 &= C[\bar{A}\bar{B} + A\bar{B}] + \bar{C}[\bar{A}B + A\bar{B}] \quad \dots (A \oplus B) \\
 &= C[\bar{A}(\bar{B} + B)] + \bar{C}[A(\bar{B} + B)] \\
 &= C(\bar{A}) + \bar{C}(A) \\
 &= C(\bar{A \oplus B}) + \bar{C}(A \oplus B)
 \end{aligned}$$

$$Y_s = A \oplus B \oplus C$$

2) CARRY-



$$\begin{aligned}
 Y_c &= \bar{A}BC + A\bar{B}C + ABC + A\bar{B}\bar{C} \\
 &= AB(\bar{C} + C) + C(\bar{A}B + A\bar{B}) \quad \dots (A \oplus B)
 \end{aligned}$$

$$Y_c = AB + C(A \oplus B)$$

$$\dots (\bar{C} + C = 1)$$

3) Half Subtractor -

• Defⁿ - Half Subtractor is a combinational logic circuit having two inputs (A, B) and two outputs (Difference, borrow).

• Diagram -




• Truth Table -


A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

• K-map with logic Diagram -


1) Diff -



logic Diagram -




2) Borrow -



4) Full Subtractor

- Defⁿ - full subtractor is a combination logic circuit. It having 3 input (A, B, C) and two output (Difference, Borrow).

- Diagram -



- Truth Table -

A	B	C	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- k-map with logic Diagram:-

- 1) Difference -

		BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$\bar{B}\bar{C}$
A		00	01	11	10	
\bar{A}	0	0	1	0	1	
A	1	1	0	1	0	

Logic Diagrams for Difference (1): $\bar{A}BC$, $A\bar{B}\bar{C}$, $A\bar{B}C$, $\bar{A}B\bar{C}$

$$Y_D = \overline{A}\overline{B}\overline{C} + ABC + \overline{A}\overline{B}C + \overline{A}B\overline{C}$$

∴ factoring common terms

$$= C(\overline{A}\overline{B} + AB) + \overline{C}(\overline{A}\overline{B} + \overline{A}B)$$

∴ Recognizing XOR and XNOR properties.

$$= \overline{A}\overline{B} + AB = A \text{ XNOR } B$$

$$= A\overline{B} + \overline{A}B = A \text{ XOR } B$$

∴ substitute this value

$$= C(A \text{ XNOR } B) + \overline{C}(A \text{ XOR } B)$$

∴ using XNOR Identity

$$Y_D = C \oplus (A \oplus B)$$

$$\therefore \boxed{Y_D = C \oplus A \oplus B}$$

2) Borrow -


	BC	$\overline{B}C$	$B\overline{C}$	$\overline{B}\overline{C}$
\overline{A} 0	0	1	1	1
A 1	0	0	1	0

Annotations:

- Red arrow labeled $\overline{A}C$ points to the top row (A=0).
- Red arrow labeled BC points to the middle column (B=1, C=1).
- Red arrow labeled $\overline{A}B$ points to the top row (A=0, B=1).

$$Y_B = BC + \overline{A}C + \overline{A}B$$

Logic Diagram -




3.4 - Encoder and Decoder -

A) Encoder - Encoder is a combinational logic circuit having 'n' number of input and 'm' number of output to perform inverse operation of decoder.

• Only one input active at a time.

• Diagram -



• Function of Encoder-

- 1) Convert information from decimal form to binary form.
- 2) Reduce the no. of transmission line.
- 3) Used in communication and digital system.


• Types of Encoder-

- 1) Priority encoder (4:2, 8:3)
- 2) Decimal to BCD encoder.

1) Priority Encoder - (4:2) :-

In A priority encoder is a combinational circuit that outputs the binary code of the highest-priority active input. If multiple inputs are active simultaneously, the input with the highest priority is encoded.

• Diagram :-




• Truth Table :-

Inputs				Outputs	
D ₃	D ₂	D ₁	D ₀	Y ₁	Y ₀
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

2) Priority Encoder :- (8:3)

The 8:3 encoder or octal to binary encoder consists of 8 inputs D_7 to D_0 and 3 output (Y_2, Y_1, Y_0).

• Diagram :-



• Truth Table :-

Inputs								Outputs		
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0	x	x	x
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	x	0	0	1
0	0	0	0	0	1	x	x	0	1	0
0	0	0	0	1	x	x	x	0	1	1
0	0	0	1	x	x	x	x	1	0	0
0	0	1	x	x	x	x	x	1	0	1
0	1	x	x	x	x	x	x	1	1	0
1	x	x	x	x	x	x	x	1	1	1

• Logical Expressions :-

$$Y_2 = D_7 + D_6 + D_5 + D_4$$


$$Y_1 = D_7 + D_6 + D_3 + D_2$$

$$Y_0 = D_7 + D_5 + D_3 + Y_1$$

B) Decoder :-

Decoder is a combinational logic circuit having 'n' no. of inputs and '2ⁿ' no. of output Design to perform inverse operation of decoder.

• Diagram :-




• function of Encoder :-

- 1) Memory address decoding.
- 2) Display system.
- 3) code conversion.

• Types of Decoder :-

- 1) BCD to 7 segment Decoder -

D) 7 segment Decoder / Driver Circuit :-



• Truth Table

Input	output						
Decimal	segments						
	a	b	c	d	e	f	g
0	1	1	1	1	1	1	0
1	0	1	1	0	0	0	0
2	1	1	0	1	1	0	1
3	1	1	1	1	0	0	1
4	0	1	1	0	0	1	1
5	1	0	1	1	0	1	1
6	1	0	1	1	1	1	1
7	1	1	1	0	0	0	0
8	1	1	1	1	1	1	1
9	1	1	1	1	0	1	1

• Keyboard Encoder :-

- keyboard encoder is responsible for converting key presses from a keyboard into digital signal that can be understood by the connected digital system like computer and microcontroller.

• Operation -

keyboard encoder includes following steps -

1. scan matrix
2. key code generation.
3. Interface.
4. output.

1) Scan matrix - The encoder sequentially scan each row/column to detect if there any key is pressed in that row/column.

• most keyboard used a matrix of rows and columns to identify the key which is pressed.

2) key code generation - once a key is pressed is detected, the encoder generates a unique key code corresponding to that key.

3) Interface - keyboard used standard interface to communicate with digital signal.

4) output - The output of keyboard encoder is usually a serial data stream containing the key codes of the pressed keys. This data stream is transmitted to computered microcontroller for further processing.

• Keyboard Decoder :-

The keyboard decoder on the receiving end interprets the serial data stream from the encoder and performs necessary action based on key codes received.

• operation -

The operation of keyboard includes :-

1) Data reception - Decoder receives serial data stream containing key codes from the encoder.


2) key mapping - It maps each received key code to a specific action.

3) Buffering - decoder includes a buffer to store incoming key codes temporary for smooth functioning even if the system is busy.

3.5 : MULTIPLEXER -

- Defⁿ - Multiplexer is a combinational logic circuit having multiple inputs and only one output along with some select lines.

- Diagram -




- List the types of MUX :-

- 1) 2:1 MUX
- 2) 4:1 MUX
- 3) 8:1 MUX
- 4) 16:1 MUX
- 5) 32:1 MUX.

- 1) 2:1 MUX - 2:1 MUX is a combinational logic circuit having two inputs and one output along with one select line.

- Diagram :-




• Truth Table :-

S_0	Y	
0	D_0	$\rightarrow \bar{S}_0 D_0$
1	D_1	$\rightarrow S_0 D_1$


$$Y = \bar{S}_0 D_0 + S_0 D_1$$

• Logic Diagram :-



2) 4:1 MUX :- 4:1 mux is a combinational logic circuit having four inputs and one output along with two select lines.

• Diagram :-




• Truth Table :-

S_1	S_0	Y	
0	0	D_0	$\rightarrow \bar{S}_1 \bar{S}_0 D_0$
0	1	D_1	$\rightarrow \bar{S}_1 S_0 D_1$
1	0	D_2	$\rightarrow S_1 \bar{S}_0 D_2$
1	1	D_3	$\rightarrow S_1 S_0 D_3$


$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

• Logic Diagram :-



3) 8:1 MUX :- 8:1 mux is a combinational logic circuit having eight inputs and one output along with three select line.

• Diagram :-




• Truth Table :-

S_2	S_1	S_0	Y	
0	0	0	D_0	$\rightarrow \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0$
0	0	1	D_1	$\rightarrow \bar{S}_2 \bar{S}_1 S_0 D_1$
0	1	0	D_2	$\rightarrow \bar{S}_2 S_1 \bar{S}_0 D_2$
0	1	1	D_3	$\rightarrow \bar{S}_2 S_1 S_0 D_3$
1	0	0	D_4	$\rightarrow S_2 \bar{S}_1 \bar{S}_0 D_4$
1	0	1	D_5	$\rightarrow S_2 \bar{S}_1 S_0 D_5$
1	1	0	D_6	$\rightarrow S_2 S_1 \bar{S}_0 D_6$
1	1	1	D_7	$\rightarrow S_2 S_1 S_0 D_7$


$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7$$

• Logic Diagram :-



4) 16:1 MUX :- 16:1 MUX is combinational logic circuit having 16 inputs and one output along with four select line.


• Diagram :-



• Truth Table :-

S_3	S_2	S_1	S_0	Y	
0	0	0	0	D_0	$\rightarrow \overline{S_3} \overline{S_2} \overline{S_1} \overline{S_0} D_0$
0	0	0	1	D_1	$\rightarrow \overline{S_3} \overline{S_2} \overline{S_1} S_0 D_1$
0	0	1	0	D_2	$\rightarrow \overline{S_3} \overline{S_2} S_1 \overline{S_0} D_2$
0	0	1	1	D_3	$\rightarrow \overline{S_3} \overline{S_2} S_1 S_0 D_3$
0	1	0	0	D_4	$\rightarrow \overline{S_3} S_2 \overline{S_1} \overline{S_0} D_4$
0	1	0	1	D_5	$\rightarrow \overline{S_3} S_2 \overline{S_1} S_0 D_5$
0	1	1	0	D_6	$\rightarrow \overline{S_3} S_2 S_1 \overline{S_0} D_6$
0	1	1	1	D_7	$\rightarrow \overline{S_3} S_2 S_1 S_0 D_7$
1	0	0	0	D_8	$\rightarrow S_3 \overline{S_2} \overline{S_1} \overline{S_0} D_8$
1	0	0	1	D_9	$\rightarrow S_3 \overline{S_2} \overline{S_1} S_0 D_9$
1	0	1	0	D_{10}	$\rightarrow S_3 \overline{S_2} S_1 \overline{S_0} D_{10}$
1	0	1	1	D_{11}	$\rightarrow S_3 \overline{S_2} S_1 S_0 D_{11}$
1	1	0	0	D_{12}	$\rightarrow S_3 S_2 \overline{S_1} \overline{S_0} D_{12}$
1	1	0	1	D_{13}	$\rightarrow S_3 S_2 \overline{S_1} S_0 D_{13}$
1	1	1	0	D_{14}	$\rightarrow S_3 S_2 S_1 \overline{S_0} D_{14}$
1	1	1	1	D_{15}	$\rightarrow S_3 S_2 S_1 S_0 D_{15}$

Q1. Implement 8:1 Mux using 4:1 Mux.



Q2. Design 16:1 Multiplexer using 8:1 Multiplexer.

- Input - 16
- output - 01
- select line - 04
- 8:1 Mux - 02
- 2:1 mux - 01

Q3. Design 16:1 Multiplexer using 4:1 Multiplexer.

- Input - 16
- output - 01
- select line - 04
- 4:1 mux - 5

Q4. Design 4:1 mux multiplexer using 2:1 multiplexer.


- Input - 4
- output - 01
- select line - 2
- 2:1 Mux - 3

(Note: - Student have to draw Appropriate Diagram for que)
2,3,4.

3.6 - DEMULTIPLEXER -

- Defⁿ - Demultiplexer is a Combinational logic circuit having only one input and multiple output with some select line.

- Diagram -




- List Types of DEMUX :-

- 1) 1:2 DEMUX
- 2) 1:4 DEMUX
- 3) 1:8 DEMUX
- 4) 1:16 DEMUX
- 5) 1:32 DEMUX.

- 1) 1:2 DEMUX :- 1:2 DEMUX is a combinational logic circuit having one input and two output along with one select line.

- Diagram :-




• Truth Table :-

Input		Output	
E	S ₀	Y ₀	Y ₁
0	X	0	0
1	0	D _{in}	0
1	1	0	D _{in}

→ $E \bar{S}_0 D_{in}$
→ $E S_0 D_{in}$

2) 1:4 DEMUX :- 1:4 DEMUX is a combinational logic circuit having one input and four o/p along with two select line.

• Diagram :-




• Truth Table :-

Input			Output			
E	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	X	Y	0	0	0	0
1	0	0	D _{in}	0	0	0
1	0	1	0	D _{in}	0	0
1	1	0	0	0	D _{in}	0
1	1	1	0	0	0	D _{in}


→ $E \bar{S}_1 \bar{S}_0 D_{in}$
→ $E \bar{S}_1 S_0 D_{in}$
→ $S_1 \bar{S}_0 D_{in}$
→ $S_1 S_0 D_{in}$

• Logic Diagram :-




3) 1:8 DEMUX :- 1:8 DEMUX is a combinational logic circuit having one input and eight outputs along with three select lines.

• Diagram :-




• Truth Table :-

Input				Output							
E	S ₂	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	D _{in}	0	0	0	0	0	0	0
1	0	0	1	0	D _{in}	0	0	0	0	0	0
1	0	1	0	0	0	D _{in}	0	0	0	0	0
1	0	1	1	0	0	0	D _{in}	0	0	0	0
1	1	0	0	0	0	0	0	D _{in}	0	0	0
1	1	0	1	0	0	0	0	0	D _{in}	0	0
1	1	1	0	0	0	0	0	0	0	D _{in}	0
1	1	1	1	0	0	0	0	0	0	0	D _{in}



Q. Design 1:16 DEMUX using 1:8 DEMUX.



• Application of Multiplexer :-

- 1) Data Routing
- 2) Communication System.
- 3) Telephone network.
- 4) Logic function Generation.


• Application of Demultiplexer :-

- 1) Data Distribution.
- 2) Control signal Distribution.
- 3) Computer network.
- 4) Memory Address Decoding.

4) 1:16 DEMUX :-

• Defⁿ - 1:16 DEMUX is a combinational logic circuit having one output and 16 input and along with 4 select lines.

• Diagram :-



• Truth table :-

Enable E	Select inputs				outputs																
	S ₃	S ₂	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇	Y ₈	Y ₉	Y ₁₀	Y ₁₁	Y ₁₂	Y ₁₃	Y ₁₄	Y ₁₅	
1	X	X	X	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	D _{in}	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	D _{in}	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	0	0	0	D _{in}	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0	0	0	0	0
0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	D _{in}	0	0

@kshu

Ad
9/6/26

Unit 3 Combinational Logic Circuits

QUESTION BANK

- 1) Define and Draw logic symbol of Demultiplexer. (2 marks)
- 2) Implement full Adder using two Half Adder (4 marks)
- 3) Design 32:1 multiplexer using 8:1 multiplexer. (4 marks)
- 4) Minimize the following equation using k-map.
$$Y = \sum m(0, 2, 5, 7, 8, 10, 13, 15)$$

Realize the minimized expression using logic gates. (6 marks)
- 5) Draw full subtractor circuits logic diagram, truth table and k-map simplification. (4 marks)
- 6) Design 16:1 multiplexer using 4:1 multiplexer. (4 marks)
- 7) Draw the logical circuit diagram of BCD of 7 segment decoder & write its truth table. (4 marks)
- 8) Define SOP form and POS form of Boolean expression
Convert $f(A, B, C) = \sum m(1, 4, 5, 6, 7)$ in standard POS form. (6 marks)
- 9) Compare Combinational & sequential logic ckt. (4/6 marks)
- 10) Draw the block Diagram of 8:3 priority encoder with truth table. (4 marks)
- 11) State any two Application of MUX and DEMUX (4 marks)
- 12) state any two Application of Encoder and Decoder (4 marks)
- 13) Derive the expression for sum and carry using k-map.
- 14) Explain Minterm and Maxterm (4 marks)
- 15) Minimize following funⁿ & realize it using minimum no. of logic gates (use k-map) i) $F = \prod m(2, 7, 10, 11, 12, 15)$

- 16) Design half Adder using k-map and logic gates. (4 marks)
- 17) Design half subtractor using k-map. (4 marks)
- 18) Draw the block Diagram and truth table of a 4:2 Encoder. (4 marks)
- 19) Draw 1:8 demux using 1:2 demultiplexer. (4 marks)
- 20) Realize a Boolean function using only NAND gates and NOR gates. (6 marks).

$$f = A\bar{B} + AB.$$

Akshu
6/6/26

Al
6-6-26.